I want to make some io interface which can read/write 64 bitpatterns from/to the LPT port. The FIFO must be synchronized on clock signals TXC and RXC.
SENDING DATA TO LPT: minimum 64bit memory (to store x datapatterns) FIFO System ********************* =TXC=======>* byte1-8 (1) *======>TX 8*8bytes LPT PC PORT * byte1-8 (2) * * byte1-8 (3) * DEVICE * byte1-8 (4) * * byte1-8 (5) * * byte1-8 (6) * =TX=64BITS=>* byte1-8 (7) * *********************
RECEIVING DATA TO LPT: minimum 64bit memory (to store x datapatterns) FIFO System *********************