Jim Thompson wrote in news: snipped-for-privacy@4ax.com:
> I need to convert a _slow_ moving analog signal to "1" or "0",
> depending on whether it is above or below the digital threshold
> (CMOS).
>
> Problem: If I go directly into a gate or D-input of a flop I can get
> substantial overlap current rail-to-rail.
>
> This is a very low current application.
>
> Any suggestions?
Suggestion: Modify the D flip flop so that the first stage is completely turned off except for a few ns before the clock edge. This should result in ~0 current regardless of the input voltage at all times except when you actually need to sample the input.
If the clock frequency is low enough, this should result in some power saving.
Regards, Allan