Jim Thompson wrote in news: snipped-for-privacy@4ax.com:
Suggestion: Modify the D flip flop so that the first stage is completely turned off except for a few ns before the clock edge. This should result in ~0 current regardless of the input voltage at all times except when you actually need to sample the input.
If the clock frequency is low enough, this should result in some power saving.
Regards, Allan