clock extraction circuit

P

praveen.kantharajapura 21 years ago

Follow post Save Hide Report

Hi all,

I want to implement a clock extraction circuit from data at 300 Mbps. What i wanted to know is that is it really feasible in FPGA's( CYCLONE II).

Is any reference design available on clock extraction circiuit.

Thanks in advance

Regards, Praveen

Reply

Vote

Share

Copy link Twitter Facebook LinkedIn

Post Reply