Hi,
I'm a systems engineer and not the direct FPGA guy, but I'm fairly involved in the implementation of my DSP algorithm on our Virtex-II platform. Our current code uses the 2's complement block IP core. Today, when I went searching on the Xilinx site to refresh my memory on how it works (we did the initial coding 3+ years ago), I couldn't find it anywhere! Did it get replaced by something else, or should I just use the numeric package to convert to that format?
Thanks,
Marty