Iam currently working on carbus project.I am really concerned with power delay factor in FPGA's especially Xilinx FPGA's .Will that create a problem for cardbus.Could somebody explain on, what all factors will affect the power up delay in SRAM based FPGA's.
- posted
17 years ago