Hello all,
I have a problem with internal tristates in Xilinx Virtex-2. They basically don't exist, although are widely used in the documentation. Imagine you have N dual port rams with the enable inputs attached to the output of a tristate like this:
g_loop: for x in 0 to N-1 generate nEnable(x)