Xilinx 2 DCMs with delay on lock

Nov 15, 2006 3 Replies

Hio folks,



I'm trying to find a document that describes adding a delay between the inverted lock signal of one DCM that feeds forward to the reset of the next DCM.



I have seen this document before, so I know it exists. Anyone know where I can find this doc?



Brad Smallridge aivision


Brad, I believe it is in the old app notes describing the DLLs in Virtex.

I think the following refers to the situation you have described -

formatting link
formatting link

HTH.

Yes. Thank you VC. Those did help.

Brad Smallridge aivision

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required