Warning LIT:176, DCM in Virtex 4?

Nov 02, 2006 2 Replies
B

I'm receiving a strange warning in ISE for a Virtex 4. I've been seeing new warnings and infos using the new DCMs. Is it safe to ignore this warning in MAP? I couldn't find anything related in the knowledge base. This autocal appears to be generated for speed improvement?



Help is much appreciated.



Thanks,



-Brandon


WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFG symbol "clkgen_inst/usrclk_dcm_clk0_bufg_inst" (output signal=clkgen_inst/usrclk) has a mix of clock and non-clock loads. The non-clock loads are: Pin I0 of



DCM_AUTOCALIBRATION_clkgen_inst/usrclk_dcm_inst/clkgen_inst/usrclk_dcm_inst/m d/_n00001 Pin I1 of



DCM_AUTOCALIBRATION_clkgen_inst/usrclk_dcm_inst/clkgen_inst/usrclk_dcm_inst/m d/_n00011


Vote
Twitter Facebook LinkedIn
B

I'm also receiving this similar warning:

WARNING:PhysDesignRules:372 - Gated clock. Clock net

DCM_AUTOCALIBRATION_clkgen_inst/usrclk_dcm_inst/clkgen_inst/usrclk_dcm_inst/C LKOUT is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.

Brand> I'm receiving a strange warning in ISE for a Virtex 4. I've been seeing

Vote
Twitter Facebook LinkedIn
V

Refer to the following -

formatting link

HTH.

Vote
Twitter Facebook LinkedIn

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required