Do you have a question? Post it now! No Registration Necessary
- Allan Herriman
August 27, 2003, 6:33 am

Hi,
In the Virtex2pro user guide,
http://direct.xilinx.com/bvdocs/userguides/ug012.pdf
the section on "bufg exclusivity" (p69) says
"Each DCM has a restriction on the number of BUFGs it can drive on its
(top or bottom) edge. Pairs of buffers with shared dedicated routing
resources exist such that only one buffer from each dedicated pair can
be driven by a single DCM. The exclusive pairs for each edge are: 1:5,
2:6, 3:7, and 4:8."
BUFGs are actually numbered 0 to 7, so I assume the above should have
read "0:4, 1:5, 2:6 and 3:7."
Can someone from Xilinx please confirm that this is the case?
Thanks,
Allan.
In the Virtex2pro user guide,
http://direct.xilinx.com/bvdocs/userguides/ug012.pdf
the section on "bufg exclusivity" (p69) says
"Each DCM has a restriction on the number of BUFGs it can drive on its
(top or bottom) edge. Pairs of buffers with shared dedicated routing
resources exist such that only one buffer from each dedicated pair can
be driven by a single DCM. The exclusive pairs for each edge are: 1:5,
2:6, 3:7, and 4:8."
BUFGs are actually numbered 0 to 7, so I assume the above should have
read "0:4, 1:5, 2:6 and 3:7."
Can someone from Xilinx please confirm that this is the case?
Thanks,
Allan.
Site Timeline
- » PCI Clock Issue
- — Next thread in » Field-Programmable Gate Arrays
-
- » Asynchronous clock switching circuits vs. BUFGMUX
- — Previous thread in » Field-Programmable Gate Arrays
-
- » Division Algorithms
- — Newest thread in » Field-Programmable Gate Arrays
-
- » W Dubaju to nawet wypasione żarówki mają....
- — The site's Newest Thread. Posted in » Electronics (Polish)
-
- » Division Algorithms
- — The site's Last Updated Thread. Posted in » Field-Programmable Gate Arrays
-