vhdl cpu emulator (any interest?)

Apr 24, 2006 3 Replies

During the design of my latest FPGA, I wrote a vhdl cpu emulator. I would like to know if there is interest in the (open source) FPGA community for such a vhdl cpu emulator?



The emulator supports: reading and writing from / to memory on the FPGA waiting for interrupts or set periods of time multiple threads cpu global registers thread local registers setting local registers based on thread arguments when spawning one level while loop one level of if with else statement outputting data read during a read to a file



CPU commands come from a main file, and each thread has its own separate file.



If there is already something like this out there, I would love to hear about it.



Thanx, nachum



So i assume this would be somewhat generic, so any CPU could be emulated?

Sounds interesting to me at least.

Try comp.lang.vhdl

-- Mike Treseler

comp.lang.vhdl is the correct group.

formatting link
should be willing to host it.

Sounds useful to me; I'd like to see it.

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required