Vertex-II configuration in slave SelectMap mode

Hi all,

I'm trying to configur my FPGA with the ARM, and controlled CCLK is used (/WE of ARM). After loading configur data, there still a Startup process needs a clock. Do I need an extra free running clock, and instantiate the start-up module to complete the startup process?

Reply to
Jay
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.