Hello,
We have released the version 0.5 of the SystemC to Verilog Synthesizable Subset Translator, wich includes support for structures translation from SystemC to Verilog.
You can download it from
formatting link
Javier Castillo
Hello,
We have released the version 0.5 of the SystemC to Verilog Synthesizable Subset Translator, wich includes support for structures translation from SystemC to Verilog.
You can download it from
Javier Castillo
Have something to add? Share your thoughts — no account required.
Ask the community — no account required