systemc to verilog translator v0.5

Hello,

We have released the version 0.5 of the SystemC to Verilog Synthesizable Subset Translator, wich includes support for structures translation from SystemC to Verilog.

You can download it from

Javier Castillo