System Ace: How many FPGA's in the JTAG chain before require buffers?

May 05, 2005 3 Replies
J

I am designing a board with 9 Xilinx V4FX60 FPGA's configured via System Ace CF controller.



Does anyone have any experience regarding the max number of FPGA's in a JTAG chain that can be succesfully configured?



Was any signal buffering required to acieve this?



Thanks



Jason



Vote
Twitter Facebook LinkedIn
H

9 is a big number. Be very careful of the clocks. I wouldn't expect problems with anything else.
The suespammers.org mail server is located in California. So are all my other mailboxes. Please do not send unsolicited bulk e-mail or unsolicited commercial e-mail to my suespammers.org address or any of my other addresses. These are my opinions, not necessarily my employer's. I hate spam.
Vote
Twitter Facebook LinkedIn
A

Jason,

The Rosetta arrays use 100 devices in a single chain.

We do buffer the clock to groups of ten FPGAs at a time.

Aust> I am designing a board with 9 Xilinx V4FX60 FPGA's configured via

Vote
Twitter Facebook LinkedIn
M

in a

I just got a JTAG analysis done on my board. Interestingly, they strongly suggested buffering TMS as well as TCK.

Marc

Vote
Twitter Facebook LinkedIn

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required