It infers a ripple carry adder using the fast carry chains. The FPGAs have special logic for implementing fast ripple carry (they actually do a
2 bit carry look-ahead > Hi all, I am using XST (ISE 5.1i sp3) for my logic synthesis. If I write a
> piece of VHDL code as in " c