Re: MapLib:93 - Illegal LOC on symbol "clk.PAD" (pad signal=clk) or BUFGP symbol "u1" (output signal=u1), IPAD-IBUFG should only be LOC'd to GCLKIOB site."

Sandeep Kulkarni · 2003-07-02T10:35:31+00:00

Hello,The synthesis tool is identifying your signal as clock and instantiating aclock buffer. This has to be loc'ed to a gclkiob.If you do not want the synthesiser to instantiate clock buffer, in thesynthesis options under the 'Xilinx specific options' tab, specify zero inthe 'number of clock buffer' field. This will prevent the tool toinstantiate clock buffers on its own.The properties will show this if you have the 'show advanced properties' setin the preference in the edit menu.SandeepGCLKIOBthe

Jul 02, 2003 2 Replies

Rate this thread:

Sandeep Kulkarni 23 years ago

> ERROR:MapLib:93 - Illegal LOC on symbol "pin_cpuphase2" (pad

> > signal=pin_cpuphase2) or BUFGP symbol "pin_cpuphase2_bufgp" (output
> > signal=pin_cpuphase2_bufgp), IPAD-IBUFG should only be LOCed to

GCLKIOB

> site.
> >
> > so, apparently it wants that signal to be on a GCLKIOB; what would be

the

> workaround to use this input as a clock without going through one of the
> > gclkiob pin?
>
> You need to use a simple IBUF instead of an IBUFG. Your synthesis tool
> is probably trying to be helpful. You may have to instantiate the IBUF.
>
> Hamish
> --
> Hamish Moffatt VK3SB

Vote

sagarmemane4 12 years ago

ERROR:MapLib:93 - Illegal LOC on IPAD symbol "autman" or BUFGP symbol "autman_BUFGP" (output signal=autman_BUFGP), IPAD-IBUFG should only be LOCed to GCLKIOB site.

same error

how to solve this problem

i am using 9.1 ver.

Vote

Jon Elson 12 years ago

Global clocks can only be input at specific pins of an FPGA. If you absolutely MUST use a non-global clock pin, then you need to route it through the fabric, and the timing will be less well controlled.

Jon

Vote

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required