Is there any implementation of the profibus protocol for FPGA/CPLD known? DP V0 for cyclic traffic is sufficient. Preferably implementations for MachXO or general VHDL. The Siemens Profibus Chip bothers a lot and muxed address data bus only fits to old fashioned mikrokontrollers.