what is the fanout of the IOpins in Virtex2 to devices
thanks and regards vivek
Newbie question -fanout of iopins in fpga
Jun 26, 2004
2 Replies
The details are in the data sheet. It depends upon which IO standard you are using.
I haven't seen the term "fanout" in data sheets for a long time. It doesn't really make much sense with modern logic.
CMOS has almost 0 load current so you can drive hundreds of loads if you don't care about speed. The data sheet will give you the switching times for a specified load capacitance. If you have more capacitance it takes longer.
The suespammers.org mail server is located in California. So are all my
other mailboxes. Please do not send unsolicited bulk e-mail or unsolicited
commercial e-mail to my suespammers.org address or any of my other addresses.
These are my opinions, not necessarily my employer's. I hate spam.
Though, you have to care for input rise and fall time requirements of the attached receivers.
Regards, Mario
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required