Hello,
lets take this verilog example snipplet
reg clk_en; reg [:0] wide_reg;
always @(posedge clk) begin clk_en
Hello,
lets take this verilog example snipplet
reg clk_en; reg [:0] wide_reg;
always @(posedge clk) begin clk_en
I'm assuming you mean: always @(posedge clk) begin clk_en
Have something to add? Share your thoughts — no account required.
Ask the community — no account required