1. Home
  2. Field-Programmable Gate Arrays
  3. How to write constraints with a clock enable?

How to write constraints with a clock enable?

Hello,

lets take this verilog example snipplet

reg clk_en; reg [:0] wide_reg;

always @(posedge clk) begin clk_en

Reply to
Uwe Bonnes
Loading thread data ...

I'm assuming you mean: always @(posedge clk) begin clk_en

Reply to
Gabor

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.