is it true that one-hot encoding for FSM's is used in FPGA's? If so, why? is it due to the large amount of registers available i.e: enough registers to store all states? what kind of encoding is using in ASIC's?
thanks much
is it true that one-hot encoding for FSM's is used in FPGA's? If so, why? is it due to the large amount of registers available i.e: enough registers to store all states? what kind of encoding is using in ASIC's?
thanks much
"is it true that one-hot encoding for FSM's is used in FPGA's? If so, why? is it due to the large amount of registers available i.e: enough registers to store all states? "
Yep!
have a look at this:
Florian
It sure simplifies decoding states.
I think the real answer is that overall, it fits well with the available hardware resources. At least for some/many problems.
With a good synthesizer, you can specify any encoding you want. One hots can run at higher frequencies and usually result in less combinatorial logic.
Try it both ways and see for yourself. Be sure to cover all the state cases.
see thread:
-- Mike Treseler
Have something to add? Share your thoughts — no account required.
Ask the community — no account required