false paths in Actel flow

Hello all,

How do I set false-path constraints that follows the synthesis (Synplify 8.x) to PAR (Actel Designer) in Actel Libero?

I have named all my false paths to xxx_falsepath, then created two SDC files with

define_false_path -to {{*_falsepath}} # for synplify


set_false_path -through {*_falsepath} # for designer

but none seem to work.

Ideally, i would like to set a single (or maybe two) attribute in the VHDL code and have it follow the design all the way down to PAR, is that at all possible?



Reply to
Loading thread data ...

Hello Burns,

Synplify generates an SDC file (xxx_sdc.sdc) that can be imported into Designer. So there is no need to create two different constraint files.

Initially, I would use the Synplify constraint editor to create the false path definitions. This way, you have valid constraints to start with.

Regards, Daniel

Reply to
Daniel Leu

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.