I am trying to implement a different flavor of XAPP224 in order to have a 270Mbps serial to parallel converter (DVB-ASI application) in a XC2S200E-6 device. I thought to divide the VCO's 270MHz by two, to produce two 135MHz clocks and use a carry chain delay arrangement to shift one clock's phase. Then building a double serial-to-parallel and registering both outputs together I may end with the expected 10 bits. In this frequency I know it is hard to implement but if feasible I would appreciate your considerations and recomendations. The XAPP250 uses this delay approach but talks only about V2 and V2Pro end devices. Also, the XAPP250 says there is a ZIP file with VHDL source but the file I've found has Verilog files only. It could be translated to VHDL but to make things worst that application uses Symplicity (with synthesis attributes not available in XST) and I cannot afford to have a Symplicity tool to work with. I understand I shall need to design the whole circuit using absolute positioning of fabric resources. But, of course, better to start if I know I can make it working on this device. Of course there is no possibility to change device (to Spartan-3 or V2) at this moment. So, is there a hope for my case?
Thanks for your attention.