I'm simulating a design where a number of external signals is asynchronous in respect to the main FPGA clock. The device targeted is Virtex2 and I'm using ISE and Modelsim XE. During timing simulation, asynchronous signals often cause setup/hold time violations when synchronized to the main clock. I know about ASYNC_REG constraint that makes that no 'X' propagates through the desing when timing violation happens. However the timing violations are still reported in Modelsim, and because there are many of them it is difficult to spot the messages that may be really important. Is there any way to switch off reporting setup/hold timing warnings for a particular flip/flop? Any other ideas?
- posted
18 years ago
-- Regards RobertP.