[MIPS]When is the pending bits of interrupts cleared?

Hi all, On MIPS architecture, when, under what conditions, is the pending bits of the cause register cleared? The spec seems not to clarify this well. Thanks in advance, Nml