Interfacing dual port RAM

Hello All,

Can some body provudes me a detail application note on interfacing a dual port SRAM ( ASYNCHRONOUS) withh FPGA or microprocessor.. I am having some problems in generating control signals for the SRAM like putting the data bus on high impedance state while making output enable signal active.

Thanks john