Crossing Clock Domains in CPLD


Is there any smart way to pass data thru different clock domains in CPLD chips (without internal RAM for fifo) without using additional chips like external async fifo ?

I'm using Xilinx's XC95 chips, but I can pick something else.

voices (at) zrgnyyvpenva (dot) pbz [ROT13]
Reply to
Loading thread data ...

Different clock domains can still be synchroneous, eg when their frequencies are integer multiples. At least one DFF should be between I guess. If the clocks are asynchroneous, two.


Ing.Buero R.Tschaggelar -
& commercial newsgroups -
Reply to
Rene Tschaggelar

Whether inside a CPLD or discrete or whatever, you can use a derandomizer, typically 2 D-flipflops in series, clocked by the destination domain clock, with the data clocked by the source domain clock (or completely asynchronous) at the input of the first flipflop. At the output of the second, you have your synchronised data.


------------------------------------------------------ Dimiter Popoff Transgalactic Instruments

formatting link


Reply to

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.