I need a 50% d.c divide-by-n counter running at a fixed input, providing
10MHz/n, n=1..2^21. I was hoping to find a HC logic chip that does this, but cant seem to find any. The 292/294 need n >= 4. The 4059 dos\\esnt seem to give a 50% dc. Is there any other chip that would work?
Another idea I had: suppose I use a 18Fxxx with a 10MHz Xtal, giving a Tosc of
40MHz. Clock=10Mhz. I can use the PWM module with the 10bit dc reg loaded with
- The PR2 reg is set to 0. Looking at the block diagram this shd generate a HIGH PWM o/p every clock (0.1us). Every 1/2 clock (ie Tosc *
2) the PWM output would go low. This would generate a 10MHz 50% duty cycle pulse train. The datasheet doesnt say anything abt the max PWM freq, so Im not 100% sure of this. If this works, then I dont need any fancy CPLD. Of course theres still the problem of the low frequency end since the counter is 8 bits while I need around
21 bits, but Im thinking that shouldnt be too much of a problem to handle in software.
Thanks in advance
vkj