See p76 (bottom half) of the 6.10.10 edition of ED Magazine ...Jim Thompson
-- | James E.Thompson, CTO | mens | | Analog Innovations, Inc. | et | | Analog/Mixed-Signal ASIC's and Discrete Systems | manus | | Phoenix, Arizona 85048 Skype: Contacts Only | | | Voice:(480)460-2350 Fax: Available upon request | Brass Rat | | E-mail Icon at
formatting link
| 1962 | I love to cook with wine. Sometimes I even put it in the food.
"Jim Thompson" wrote in message news: snipped-for-privacy@4ax.com...
I don't know which I got the bigger laugh over, the circuit or the fact that it was from a guy that worked at Tata Motors. Just the thought of motorized tatas brought a smile to my face...
What I was driving at was that particular configuration has been in use literally forever.
I thought they had a runt in the trunk twiddling pots :-) ...Jim Thompson
--
| James E.Thompson, CTO | mens |
| Analog Innovations, Inc. | et |
| Analog/Mixed-Signal ASIC's and Discrete Systems | manus |
| Phoenix, Arizona 85048 Skype: Contacts Only | |
| Voice:(480)460-2350 Fax: Available upon request | Brass Rat |
| E-mail Icon at http://www.analog-innovations.com | 1962 |
The only thing bipartisan in this country is hypocrisy
Here's the schematic from the page. I had the same problem as you, but finally got there.
Ed
+-------> Buffered signal | output Internal /c signal >--[R1]---+----| Q2 NPN input | \e +-----+ | | | Transistor Q1 restricts the current c\ | through open-collector driver Q2 Q1 NPN |----------+ by limiting the voltage across R2 e/ | to about 700 mV, protecting Q2 | [R2] against high-voltage shorts. | | +------------+ | Gnd
I'd wager that fewer than 1 in 5 newly-minted BSEEs could come up with such a circuit today... whereas probably at at least 4 of 5 could when you graduated? :-)
Article points out how they save R2 from destruction, by keeping it small. :-) But poor Q2, overheating until its death by a short. They'll be needing the fuse block.
Now, if they'd added foldback current limiting ...
Likely fewer than one in five will ever be design engineers, particularly at the transistor level. _Electronic_Design_ is *supposed* to be for that one, though.
I think I follow this. R3+R4 is a voltage divider across Q2's Vce. Normally, when Q2 is on, it's output should be fairly low and R3's division of Vce is close to nil, so R2 works as intended. However, if Vce is large while Q2 is on (shorted collector?) then the R3 division of Vce stacks on R2, lowering R2's portion of the designed limit and causing Q2's Ic to be forced to drop down. If Q2 is off, then R2's drop should be nil, leaving Q2's "off" Vce entirely across R4+R3. So one must make sure that R3's division ratio in the Q2-off case isn't enough to turn Q1 on. Say 0.2V or so out of the given designed rail for the open collector output?
What about a 'speed up' cap across R1? 100pF or so?
ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here.
All logos and trade names are the property of their respective owners.