design comiler optimization method

Mar 31, 2006 0 Replies

Hi,



Does synopsys design compiler perform a TILOS based circuit optimization.


TILOS is a iterative circuit sizing tool, published in 1985 by fishburn



and dunlop.


any information and details about this are requested.


thanks,


Mahalingam



Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required