Hi, I got thinking about recursive design of circuits in VHDL I created a recursive circuit and got it to simulate correctly but then had the thought that the RTL is a binary tree of similar interconnect with each leaf being the same. When this gets synthesized and layed out I guess that the regularity is lost unless layed out by hand.
If I were to lay this out by hand, are their any existing papers on packing such regular structures into rectangular spaces?
Are there any layout and routing tools designed for such tasks?
Thanks in advance, Paddy.