Do you have a question? Post it now! No Registration Necessary
- Andy Peters
September 1, 2003, 1:59 am
rate this thread
The tools should spit out a .SDF file and a new Verilog or VHDL
top-level file. Compile the top-level file, replacing the RTL code,
and tell the simulator to apply the SDF file appropriately. For
example, if your test bench is called foo_tb.v, and it instantiates
your design as:
mychip uut (this, that, theother);
tell ModelSim that it should apply the .SDF to /uut and it should just
work. You may also have to compile a library of Altera primatives.
I would imagine that Altera's documentation spells all of this out in
gory detail :)
- » We are looking for invited speakers for our conferences and seminars: 5th Reconfigurab...
- — Newest thread in » Field-Programmable Gate Arrays