Hi everyone,
I'm trying to understand how the frame addresses have to be decoded for a Virtex-4 FPGA from Xilinx. So far I could find documentation about the configuration for VI and VII FPGAs, but there seem to be small modifications between these models frame addresses and the new Virtex-4.
Has anyone already tried to understand frame addresses in Virtex-4?
Thanks
Bertrand