Is it correct that in the various ARM processors fitted into RPis, that no delay slots after branches and loads are needed?
Is it correct that in the various ARM processors fitted into RPis, that no delay slots after branches and loads are needed?
Right - the same with all ARMs.
It is a different story than e.g. MIPS or SPARC.
Have something to add? Share your thoughts — no account required.
Ask the community — no account required