Weird problem in Xilinx WebPack ISE PACE 7.1SP4


I've tried to assign pins in PACE for a verilog module like this (I selected a spartan 3 fg456 package):

module test_top(clkin, datain, dataout); input clkin; input datain; output dataout;

always @ (posedge clkin) dataout

Reply to
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.