Hi all,
I need to build a 120 cells FIFO (cell = 24 bits) and I wondered what is the best way of doing it.. My FIFO should work like a shift register, i.e. - each write strobe it should load a new value to the 1'st cell and discard the 120'th value.
I'm using the Xilinx Spartan 2e FPGA. The write strobe frequency is 1Hz - so frequency is not an issue.
p.s. - I'm fimiliar with the CORE GENERATOR FIFO but I dont know if it is the best solution.
Thanks in advance, Moti.