Power-On-Reset from a xilinx

Well, if you initialize the flip-flops through the bitmap you'll know that they'll wake-up in a given state. For example, in Verilog:

reg outgoing_rst = 1'b1;

You can use FPGA Editor to verify that the FF in question is set to the desired value in the bitfile.

This also applies to a counter you may want to use to time the assertion/de-assertion of the signal:

reg [11:0] rst_counter = 12'b0;

With this you know how that module will start from a fresh bitfile load. The remaining logic isn't very difficult and should be pretty reliable. For example, you could increment the counter with one of the clocks and stop incrementing when the MSB is "1". You'd use a case statement to fire off different events during the power-on reset cycle. You can even add a warm boot feature by having other logic reset the counter during operation.

-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Martin Euredjian

To send private email:

I would suggest that you use a proper reset chip to reset the FPGA and then you can use a simple machine to generate resets going out.

FPGA's have always been a little problematic starting up in my experience I believe that its due to the power supply dipping :-).. never been proved but the always work floorlessly with a clean reset. (rather than floorless .. as in bottomless pit)

Simon

Please look Xilinx website, there are good advice about the reset system.

You can do proper reset signal inside the FPGA. If you have an onboard FPGA, you don't need to add a expensive external reset chip.

You can generate a synchronous reset signal inside your FPGA and drive external rst from your synchronous reset.

Laurent

Sim> I would suggest that you use a proper reset chip to reset the FPGA and then