PLL dynamic phase shift

Aug 01, 2021 0 Replies

Why ck_dynamic is having period of 0.822ns when it is stated to be of 333MHz frequency?



formatting link



formatting link



Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required