Hi, I was currently using picoblaze with RS-232 with the FPGA running at
50 MHz and it worked fine. I now need to run it at 62.5 MHz. From the information I hve gathered, to attain a baud rate of 115200, I would need a clock frequency of 115200 * 16 = 1843200 Hz or something close to that.In the picobalze hdl file, there is a counter that counts 27 cycle at
50 MHz to obtain 1851851 Hz and it seems to work fine with the RS-232. So I figure 33 cycles at 62.5 MHz to obtain 1893939 Hz should also work but I keep getting garbage on the terminal program on the computer. I have tried 32 cycles as well as 34 cycles without any luck.I was wondering if anybody has tried this before and can shed some light on the matter. Thanks a lot, Amish