I am a Verilog user and I want to find some tools do assertion(like C's assert()).
I found Open Verification Libiary(OVL) has been updated. And it is free for download().
I hope to use it in the near future.
Anyone has used it yet? Please give some comment. Thanks!
Best regards, Davy