I've put a new release of HDLmaker on the web, you can get it at
formatting link
This release adds preliminary support for Virtex5. It also adds some features for use in generating Verilog leaf files. HDLmaker's primary focus is on generating hierarchical Verilog now it can be used for the leaf modules also.
HDLmaker is open source, it's licensed under a BSD style license.