For some reason, I'm not getting how to create the various .mif files to initialize enhanced PLLs with Quartus II. I'm trying to target a Stratix II device. The situation that I'm in will require me to reconfigure the PLL's divisors dependent upon the state of an input pin on the FPGA.
Anyone got a step-by-step set of instructions that cleary describe how to do this?