Hi,
Is it possible to generate multiply by 1.5 clock in xilinx virtex2 fpgas using DCMs?
Regards Ganesan
multiply by 1.5 in xilinx Virtex2 FPGA
Apr 24, 2004
1 Replies
using DCMs?
It sure is!
The CLKFX_MULTIPLY/CLKFX_DIVIDE ratio is chosen as 3/2. As long as the input is at least 1 MHz and the output is within the Max frequency spec, you're set. Check the Functional data sheet for a description of the DFS mode and the DC & Switching data sheet for the DCM's DFS mode input and output frequency constraints.
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required