Hi everyone!
I'm new to the group and quite a beginner in FPGA business. I have this very general question on BSDL files and JTAG - is there any possibility to include any internal signal (not connected directly to the output pin) in the scan register?
Chris