information required

Do you have a question? Post it now! No Registration Necessary

Translate This Thread From English to

Threaded View
Hi everyone, <BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Iam an student having doubt in LVDS
communication,  <BR>
Let say xilinx vertex FPGA is used for this pupose. <BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;I have LVDS transmitter and receiver,
No AC coupling is been used between them.  <p>       Let say transmitter is in
one board and receiver is in another board connected through backplane (no AC
coupling), <p>       I am not recoevring the clock at the receiver, clock
(77.77MHz) given to both transmitter and receiver through single source. <BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Do i need to use any scrambling or
encoding techniques before transmitting the bit stream over LVDS to remove DC
offset for better BER?  <p>Thanks in Advance,

Re: information required
If you are dc coupled, then dc offset does not matter. Don't worry!
Peter Alfke

Guest wrote:
Quoted text here. Click to load it

Re: information required
Dear Sir, <p>Thanks, is it ok if i designed with DC coupling for 155.54 MHz
serial LVDS link or do i need to use AC coupling. <BR>
I have used Xilinx termination technique (resistor network) at both transmitter
(Spartan FPGA used) and receiver (spartan FPGA used).  <p>Is the design will
work for above configuration, <p>Thanks in Advance, <p>Regards, <BR>

Site Timeline