I need to measure "number of clock cycles" or "execution time", after mapping the VHDL code into Vertex II pro.
In Modelsim simulation, it took 350 cycles with 20 MHz clock frequency. I hope the performance after the mapping will be same as the performance in simulation.
In ISE 6.3 (or EDK 6.3) , how can we measure the amount of clock cycles?
Maybe I can use "big" counter along with my design. Are there any efficient way to do so?