Do you have a question? Post it now! No Registration Necessary
Subject
- Posted on
Disable Pull up
- 09-04-2003

Re: Disable Pull up

excuse me for the little clear english.
I reformulate the question.
I use tool ise 4,1ģ, family spartan2 and language vhdl . When I
synthetize a project that uses internal buffer tristate (tbuf), Pull
up component have been connected to buffer output for default. I would
want to disable this option and to put on the buffer output some pull
up or pull down to my choice. Does some environment variable or some
procedure exist in order to make that?
thanks

Re: Disable Pull up

- I don't like to insert directly pull-up in VHDL source file, because
pullups in the pads are technology dependant. But I put that in the UCF
file by :
############################
## PULL RESISTOR DESCRIPTION
############################
NET your_padname PULLUP ;
NET your_padname PULLDOWN ;
So, remove all pull-ups and pull-downs in your source file and add what
you need in the UCF.
Laurent Gauch
www.amontec.com
Your FPGA Design Partner

Re: Disable Pull up

- I don't like to insert directly pull-up in VHDL source file, because
pullups in the pads are technology dependant. But I put that in the UCF
file by :
############################
## PULL RESISTOR DESCRIPTION
############################
NET your_padname PULLUP ;
NET your_padname PULLDOWN ;
So, remove all pull-ups and pull-downs in your source file and add what
you need in the UCF.
Laurent Gauch
www.amontec.com
Your FPGA Design Partner

Re: Disable Pull up
IOB tristates to the outside world have user programmable pullups.
Spartan-II internal tristates are tristate emulators, not actual tristate
lines. I'm having trouble finding the datasheet reference, but the behavior
is "like" there is a pullup with strong low drivers. When there are no
drivers, the state is high. When there are multiple drivers with
conflicting states, the part does not smoke but instead gives a logic low.
If you need a logic low when there are no drivers, either add the additional
circuitry to drive a logic low when no selects are active *or* invert the
logic so your re-inverted TBUF defaults to low when there are no drivers and
settles conflicts with a logic-high.

not
"

Site Timeline
- » Suitable FPGA architecture for Robots..
- — Next thread in » Field-Programmable Gate Arrays
-
- » Flex6K configuration PROM
- — Previous thread in » Field-Programmable Gate Arrays
-
- » Division Algorithms
- — Newest thread in » Field-Programmable Gate Arrays
-
- » Division Algorithms
- — The site's Newest Thread. Posted in » Field-Programmable Gate Arrays
-