Conflict found between ActiveHDL6.1 and ModelSim SE

Aug 05, 2003 2 Replies

When both of them were installed on my pc, I found:



1.ModelSim can't compile Xilinx library
2.ISE will give a fatal error when ActiveHDL try generate post-PAR timing simulation model

and they both can work well separately.


Have you tried AHDL 6.1 service pack 1?

Though using it with Altera (cos I have to) there are various fixes to bits and pieces. YMMV

I've installed sp1 of AHDL, the problem still exists. But I just tried its flow with ISE5.2. "Paul Baxter" ?ÈëÏû?ÐÂÎÅ :3f300a06$0$11375$ snipped-for-privacy@news.dial.pipex.com...

bits

timing

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required