Hi,
I am doing a DDR-controller, using a delayed version of the Data strobe to capture the data, however my main problem lies with the clock-enable signal, it comes from another clock domain and it has to be delayed CAS latency, my problem is it violates setup and hold time each time my design speed differs, is there anyway to avoid this?