Calculation of throughput of sub-block in digital design (I)

I am trying to understand the correct way to calculate throughput of a digital hardware design block that forms part of a bigger system.
Here are the few scenarios:
1. DUT takes 10 clock cycles to generate 20 bit output, then another 10 clock cycles to generate the next 20 bit output.
-> The maximum throughput is 20 bits per 10 clock cycles = 2 bits/cycle
2. DUT takes 10 clock cycles to generate the first 20 bit output, then (being pipelined) it generates a new 20 bit output ever cycle
-> The maximum throughput is 20 bits per 1 clock cycles = 20 bits/cycle
Is this correct or do I have to involve clock frequency to calculate the throughput as well?
Reply to
Hassan Iqbal
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.