ANNC: New Boundary-Scan Software

Sep 06, 2007 5 Replies
S

Dear All,



Please have a look at Scanseer

formatting link
a new software for 'manual' boundary-scan testing.



Scanseer does not generate SVF tests, but it allows to: * monitor pins with no interference to normal device operation, * manipulate with pins signals in EXTEST or INTEST mode to test PCB interconnections or internal chip logic, * display pins waveforms, * display graphical package outline with color coded pins values.



And last but not least, it's a nice to use and user friendly software.



formatting link



Vote
Twitter Facebook LinkedIn
U

Does it tun on Unix/Linux?

Uwe Bonnes bon@elektron.ikp.physik.tu-darmstadt.de Institut fuer Kernphysik Schlossgartenstrasse 9 64289 Darmstadt --------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------
Vote
Twitter Facebook LinkedIn
U

Does it run on Unix/Linux?

Uwe Bonnes bon@elektron.ikp.physik.tu-darmstadt.de Institut fuer Kernphysik Schlossgartenstrasse 9 64289 Darmstadt --------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------
Vote
Twitter Facebook LinkedIn
U

Does it run on Unix/Linux?

Uwe Bonnes bon@elektron.ikp.physik.tu-darmstadt.de Institut fuer Kernphysik Schlossgartenstrasse 9 64289 Darmstadt --------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------
Vote
Twitter Facebook LinkedIn
S

No, currently only Windows. But it's written using cross-platform GUI library with the idea to be easily ported to Linux if there will be a market for it.

Vote
Twitter Facebook LinkedIn
C

You should be aware, that while the FPGA-world is mostly PC and Windows based, traditionally most ASIC design applications run on Solaris and other Unix variants only, with Linux gaining ground.

Kolja Sulimma

Vote
Twitter Facebook LinkedIn

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required