How to estomate testability of developed scheme.

Hi!

I'm searshing for some programms that could estimate testability of developed scheme that was descripted on VHDL. I need it to compare different implementation of DFT methods. Could yau give me references to this programms or write any informatoin relatet to this.

Thanks, Avcher

Reply to
Chernyavsky A.
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.